@logeexpluoqi
luoqi 暂无简介
一个从零开始写的极简、非常易懂的RISC-V处理器核。
一些书籍备份
Repository for basic (and not so basic) Verilog blocks with high re-use potential
This is my undergraduate graduation design about a new UAUV design.
